gs

CBSbutler Holdings Limited trading as CBSbutler

Posted

8 days ago

description

Firmware Design Engineers x 2

+ 12 month contracts

+ Up to 75 per hour

+ Portsmouth based

Key Skills:

Understanding of DSP

VHDL Encoding to a high standard in a Linux environment

Linux experience.

Verilog / SystemVerilo

Xilinx Vivado experience, particularly use of block diagrams and non-project mode

You will join our Modems and Software Defined Radio group and report to the Engineering Manager of the project, delivering a new product to the UK MOD.

Mandatory Skills:

Understanding of DSPVHDL Encoding to a high standard in a Linux environmentXilinx Vivado experience, particularly use of block diagrams and non-project modetcl scripts for configuring and connecting IP and building projects in the Vivado environmentVerilog / SystemVerilogGit for version controlAtlassian toolset (e.g. Jira, Confluence, BitBucket)Agile or Scrum working environmentBeneficial Skills:

Familiarity with Zynq Ultrascale RFSoCs e.g. use of AXI busses, associated IPMakefile, Linux shell, Jenkins Control scriptsSystem and software modelling tools such as Enterprise Architect (SysML / UML)Python for test purposesSDR (Software Defined Radio)

location

Portsmouth, Hampshire